![Four examples of the configurable routing algorithm (dash line for XY... | Download Scientific Diagram Four examples of the configurable routing algorithm (dash line for XY... | Download Scientific Diagram](https://www.researchgate.net/publication/221426358/figure/fig3/AS:305530154307592@1449855473278/Four-examples-of-the-configurable-routing-algorithm-dash-line-for-XY-routing-path-solid.png)
Four examples of the configurable routing algorithm (dash line for XY... | Download Scientific Diagram
![Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library](https://ietresearch.onlinelibrary.wiley.com/cms/asset/98dba208-f453-4edb-a112-054b184eabf5/cds2bf00472-fig-0004-m.jpg)
Modified X–Y routing for mesh topology based NoC router on field programmable gate array - Shahane - 2019 - IET Circuits, Devices & Systems - Wiley Online Library
![Review of Odd Even Routing Algorithm for 2D Mesh Topology of Network-on-Chip Architecture for Bursty Traffic | Semantic Scholar Review of Odd Even Routing Algorithm for 2D Mesh Topology of Network-on-Chip Architecture for Bursty Traffic | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/27206f5a135a70cb25559cee8d4e4a249e93fd77/1-Figure1-1.png)
Review of Odd Even Routing Algorithm for 2D Mesh Topology of Network-on-Chip Architecture for Bursty Traffic | Semantic Scholar
![Performance Comparison of XY, OE and DY Ad Routing Algorithm by Load Variation Analysis of 2-Dimensional Mesh Topology Based Network-on-Chip | Semantic Scholar Performance Comparison of XY, OE and DY Ad Routing Algorithm by Load Variation Analysis of 2-Dimensional Mesh Topology Based Network-on-Chip | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/e2e79a70be8fe149b948ecbb7b527c150a934fd9/1-Figure1-1.png)
Performance Comparison of XY, OE and DY Ad Routing Algorithm by Load Variation Analysis of 2-Dimensional Mesh Topology Based Network-on-Chip | Semantic Scholar
![XY routing algorithm implemented in 2-D torus topology of network size... | Download Scientific Diagram XY routing algorithm implemented in 2-D torus topology of network size... | Download Scientific Diagram](https://www.researchgate.net/profile/Abhilasha-Sharma-17/publication/351332379/figure/fig1/AS:1019972469919745@1620191795751/XY-routing-algorithm-implemented-in-2-D-torus-topology-of-network-size_Q320.jpg)
XY routing algorithm implemented in 2-D torus topology of network size... | Download Scientific Diagram
Performance Analysis of XY Routing Algorithm Using 2-D Mesh (M × N) Topology by Tahir Khan B.Sc Electronics Engineering, Comsat
![Complement traffic pattern, in a 4x4 mesh network, using a XY routing... | Download Scientific Diagram Complement traffic pattern, in a 4x4 mesh network, using a XY routing... | Download Scientific Diagram](https://www.researchgate.net/publication/4267486/figure/fig2/AS:667607413846020@1536181419501/Complement-traffic-pattern-in-a-4x4-mesh-network-using-a-XY-routing-algorithm.png)
Complement traffic pattern, in a 4x4 mesh network, using a XY routing... | Download Scientific Diagram
![Hardware Implementation and Comparison of OE Routing Algorithm with Extended XY Routing Algorithm for 2D Mesh on Network on Chip | SpringerLink Hardware Implementation and Comparison of OE Routing Algorithm with Extended XY Routing Algorithm for 2D Mesh on Network on Chip | SpringerLink](https://media.springernature.com/lw685/springer-static/image/chp%3A10.1007%2F978-981-16-8721-1_16/MediaObjects/510876_1_En_16_Fig1_HTML.png)
Hardware Implementation and Comparison of OE Routing Algorithm with Extended XY Routing Algorithm for 2D Mesh on Network on Chip | SpringerLink
![Electronics | Free Full-Text | A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs Electronics | Free Full-Text | A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs](https://www.mdpi.com/electronics/electronics-09-01076/article_deploy/html/images/electronics-09-01076-g001-550.jpg)